ABSTRACT Graphene oxide quantum dots (GOQDs) are integrated with a charge trapping layer in a nonvolatile charge trapping memory. The device structures of Pd/SiO 2 /ZHO/SiO 2 /Si and Pd/SiO 2 /ZHO/GOQDs/SiO 2 /Si are fabricated, measured, and compared. The GOQD-embedded device demonstrates improved memory window size and data retention characteristics. Under a gate sweeping voltage of ±5 V, the memory window of a GOQD-embedded device is 1.67 V, which is 35.7% larger than the same device without using GOQDs. After a retention time of 1.08 × 10 4 s, the GOQD-embedded device shows only 1.2% and 3.8% decay in the high-state and low-state capacitances, respectively. The data retention loss of a GOQD-embedded device is reduced by at least 65% when compared to its counterpart, respectively.
I. INTRODUCTION
As the scaling of gate oxide insulator approaches to its physical limit, traditional nonvolatile charge trapping memory (CTM) suffers from excessive gate leakage current and large static power consumption. Because of high dielectric constants, large conduction band offsets with Si, and high trap densities, high-k materials (e.g., HfO 2 , Al 2 O 3 , ZrO 2 , and BST) have been studied as charge trapping layers to improve the performance of CTMs [1] - [8] . Despite larger memory windows resultant from high-k materials, the required gate sweep voltages are high (e.g., 10-16V in [2] , [6] , and [7] ). Furthermore, the low charge trapping efficiency and poor data retention characteristics associated with high-k materials hinder their deployment in low-voltage, energy-efficient and robust charge trapping memories.
Recently, graphene oxide quantum dots (GOQDs) has attracted increasing attention in CTM applications, due to their unique properties from graphene and quantum dots [9] - [12] . It is interesting to integrate GOQDs with a high-k material (e.g., Zr 0.5 Hf 0.5 O 2 -ZHO) to build a new charge trapping layer. In this work, we fabricate and evaluate the resulting device properties, such as stored charge density, data retention loss, memory window size, and gate leakage current.
II. FABRICATION & DEVICE CHARACTERISTICS
Prior to device fabrication, two p-type Si (100) substrates with resistivity of 1-10 ·cm were cleaned by the methods of previous work [5] . Then, at a dry O 2 atmosphere with a flow rate of 0.5 sccm, the samples were placed into a rapid 2168-6734 c 2018 IEEE. Translations and content mining are permitted for academic research only.
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See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. VOLUME 6, 2018 thermal processing system and annealed at 600 • C. Thus, a 2.9-nm-thick SiO 2 layer was thermally grown on the substrates. According to [14] , 40 mL of an aqueous suspension of 0.5 mg/mL graphene oxide was mixed with 1 mL of 30% hydrogen peroxide solution to create GOQDs. Subsequently, GOQDs were added on a SiO 2 /p-Si structure through spin coating. Next, 18-nm-thick ZHO films were deposited on two substrates (i.e., GOQDs/SiO 2 /p-Si and SiO 2 /p-Si) in a high-vacuum magnetron sputtering coater. Similarly, a 10-nm-thick SiO 2 layer was fabricated on two structures with ZHO films. Lastly, Pd electrodes were made as the top layer. After the device fabrication, electrical characteristics were measured using a Keithley 4200 SCS system. Fig. 1 depicts the procedure of spin coating GOQDs on a SiO 2 /p-Si substrate and scanning electron microscopy. These observed GOQDs are spatially distributed on the SiO 2 /p-Si substrate as shown in Fig. 1(b) . By the size distribution statistics, the diameter of GOQDs are 10 ∼ 44nm (Average diameter, 27.28nm). The measured thickness of GOQDs are 1.11 ∼ 1.48nm. In Fig. 2 , the photoluminescence (PL) spectra of the GOQDs at an excitation wavelength of 252 nm reveals the unique structure of the material. The peak of PL intensity is located at 426.2 nm (i.e., 2.917eV), which is attributed to the intrinsic states derived from localized sp2 carbon subdomains and extrinsic states formed by oxygen-containing functional groups [5] . In Fig. 3(a) , observing the XPS of the GOQDs/SiO 2 /p-Si surface of the GOQD-embedded device, we find the intensities of Si 2p, C 1s, and O 1s elements. The zoomed C 1s spectrum in Fig. 3(b) consists of three peaks at 284.8eV, 286.4eV and 289.0eV, which correspond to C-C/C=C in aromatic rings (curve 3), C-O (curve 5), C=O, and COOH (curve 4), respectively [13] . Furthermore, our measured spectrum (i.e., curve 1 in Fig. 3(b) ) looks similar to the previously reported spectrum (i.e., curve 1 in Fig. 3(b) ) in [13] . The above evidences prove our fabricated GOQDs nanomaterials are distinctive comparing with the graphene. 
III. RESULTS AND DISCUSSION
In order to study the data storage characteristics, cyclic capacitance-voltage (C-V) curves were obtained when applying different sweeping gate voltages (±3V, ±4V, ±5V) at a high frequency of 1 MHz. Fig. 4(a) -(c) plot how the device capacitances vary with these sweeping gate voltages for GOQD-embedded and none GOQD-embedded devices, such as S1, S2, respectively. During a programming process where the gate voltage sweeps from a positive to a negative value (e.g., 3V-> −3V), electrons from p-Si substrates pass through the SiO 2 tunneling layer and enter a charge trapping layer. Then, a portion of electrons is captured by defects in Z 0.5 H 0.5 O 2 and SiO 2 layers, and by deep-level traps in GOQDs if GOQDs are embedded. The rest of electrons enter into the Pd top electrodes. During an erasing process where the gate voltage sweeps from a negative to a positive value (e.g., −3V->3V), the stored electrons in the charge trapping layer tunnel back to p-Si substrates. The greater a gate sweeping voltage, the more energy owned by electrons, and therefore the greater the tunneling charge current. This fact explains why the storage window increases with the sweeping gate voltage. As shown in Fig. 4 , to obtain a certain size of memory window, a CTM device with GOQDs needs much lower program/erase voltages. For example, for a memory window size 0.9V, a program/erase voltage of ±3V is sufficient for GOQD-embedded devices, while ±4V is needed for none GOQD-embedded devices. Fig. 4(d) plots the obtained VOLUME 6, 2018 465 memory window sizes of two devices, which seem to linearly depend on the applied gate voltage. On average, the memory windows of a GOQD-embedded device are 35.7% larger than that of a device without GOQDs. Fig. 5 displays the data retention characteristics of high state and low state capacitances of the two fabricated devices with GOQDs (a) and without GOQDs (b) at room temperature. After a retention time of 1.08 × 10 4 seconds, it was measured that the high/low state capacitance losses of a GOQD-embedded device are 1.2% and 3.8%, respectively. In contrast, over the same retention time, the high state and low state capacitance changes of the same device without GOQDs are 3.45% and 92%, respectively. The charge loss is defined as
Here V 0 and V W are the flat-band voltages of a CTM device before and after applying a stress voltage, respectively. V 10.8K represents the measured flat-band voltage after a retention time of 1.08×10 4 seconds [5] . When a negative gate voltage is applied the GOQD-embedded device, a portion of generated electrons is captured by the deep-level traps in GOQDs. These deep-level traps increase the charge trap efficiency and result in better data retention characteristics. The amount of stored charges (N t ) is estimated as
Here C OX represents the capacitance at the accumulation region, A represents the effective device area (3.14 × 10 −4 cm 2 ), V FB is flat-band voltage and q is the elementary charge. Based on Fig. 4 , the stored charge density of a fabricated device without GOQDs is 7.45 × 10 13 cm −2 , while the charge density is calculated as 1.21 × 10 14 cm −2 for a GOQD-embedded device. Under the same gate sweeping voltage, the integration of GOQDs in a charge trapping layer increases the charge trapping efficiency by 63%. We have conducted statistics on memory research in recent years [5] - [7] , [15] - [21] , such as Table 1 . By comparison, we found that GOQD-embedded memory has the following advantages: On the one hand, the device has the highest charge trapping density at a low scan voltage of ±5V than the prior studies in the literature. On the other hand, the high capacitance loss is small about 1.2% or so after 1.08 × 10 4 s at room temperature.
IV. CONCLUSION
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layer. The memory window size has an average increase of 35.7% compared to the same device without GOQDs. The required gate sweeping voltage with only ±5V can achieve a memory window size of 1.67 V. After a retention time of 1.08 × 10 4 s, there is 1.2% and 3.8% decay in the high state and low state capacitances, respectively. GOQDs also improves the charge trapping efficiency by 63% and suppress the gate leakage current. This work provides a new approach to reduce retention loss and program/erase voltage for CTM applications.
